Skip to main navigation Skip to search Skip to main content

A flexible resampling mechanism for parallel particle filters

  • Stony Brook University

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

5 Scopus citations

Abstract

This paper presents an efficient flexible resampling architecture For parallel particle filtering. The architecture incorporates distributed, delayed resampling mechanisms for fast resampling processing. The architecture consists up to four resampling units and 16 processing elements. Their interconnection can be dynamically reconfigured. The architecture is designed and evaluated for bearing tracking example. The architecture is designed for 0.25 μm CMOS technology.

Original languageEnglish
Title of host publicationVLSI 2003 - 2003 20th International Symposium on VLSI Technology, Systems and Applications, Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages288-291
Number of pages4
ISBN (Electronic)0780377656
DOIs
StatePublished - 2003
Event20th International Symposium on VLSI Technology, Systems and Applications, VLSI 2003 - Hsinchu, Taiwan, Province of China
Duration: Oct 6 2003Oct 8 2003

Publication series

NameInternational Symposium on VLSI Technology, Systems, and Applications, Proceedings
Volume2003-January

Conference

Conference20th International Symposium on VLSI Technology, Systems and Applications, VLSI 2003
Country/TerritoryTaiwan, Province of China
CityHsinchu
Period10/6/0310/8/03

Fingerprint

Dive into the research topics of 'A flexible resampling mechanism for parallel particle filters'. Together they form a unique fingerprint.

Cite this