TY - GEN
T1 - A flexible resampling mechanism for parallel particle filters
AU - Hong, Sangjin
AU - Chin, Shu Shin
AU - Magesh, Sadasivam
N1 - Publisher Copyright: © 2003 IEEE.
PY - 2003
Y1 - 2003
N2 - This paper presents an efficient flexible resampling architecture For parallel particle filtering. The architecture incorporates distributed, delayed resampling mechanisms for fast resampling processing. The architecture consists up to four resampling units and 16 processing elements. Their interconnection can be dynamically reconfigured. The architecture is designed and evaluated for bearing tracking example. The architecture is designed for 0.25 μm CMOS technology.
AB - This paper presents an efficient flexible resampling architecture For parallel particle filtering. The architecture incorporates distributed, delayed resampling mechanisms for fast resampling processing. The architecture consists up to four resampling units and 16 processing elements. Their interconnection can be dynamically reconfigured. The architecture is designed and evaluated for bearing tracking example. The architecture is designed for 0.25 μm CMOS technology.
UR - https://www.scopus.com/pages/publications/79960396501
U2 - 10.1109/VTSA.2003.1252610
DO - 10.1109/VTSA.2003.1252610
M3 - Conference contribution
T3 - International Symposium on VLSI Technology, Systems, and Applications, Proceedings
SP - 288
EP - 291
BT - VLSI 2003 - 2003 20th International Symposium on VLSI Technology, Systems and Applications, Proceedings
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 20th International Symposium on VLSI Technology, Systems and Applications, VLSI 2003
Y2 - 6 October 2003 through 8 October 2003
ER -