An yield model for electronics assembly

Managing assembly yield in the Printed Circuit Board (PCB) assembly process is crucial in reducing the overall manufacturing cost of a product. Being faced with electronic components that have high interconnect (pin or solder bump) count, density, and complexity, it is extremely important to streamline the manufacturing losses arising from misplaced or poorly assembled components. In order to achieve this goal, yield models are utilized to anticipate and evaluate problems and their causes. This activity could be potentially implemented at the design stage or at least much before the product reaches the manufacturing floor. This research examines some important factors that affect area array (BGA, CSP, flip chip) assembly yields, taking a two-pronged approach to modeling. Achievable yield is classified into placement and assembly components and is estimated using a simulation model.