Charge trapping wearout characteristics of self-aligned enhancement-mode GaAs n-MOSFET with Si interface passivation layer and Hf02 gate oxide

Charge trapping and wearout characteristics of self-aligned enhancement-mode GaAs nMOSFETs with silicon interface passivation layer and Hf0₂ gate oxide are systematically investigated at various time scales (from micro-seconds to seconds). Unlike high-K on silicon devices, both bulk trapping and interface trapping affect the PBTI (positive bias temperature instability) characteristics of nMOSFETs. The comparison between pulsed I _d-V_g and conventional DCv measurements reveals that the intrinsic characteristics of GaAs transistors absent of transient charging effects can be much better than what have been observed in DC based test. The electron trapping process is found to be faster than de-trapping process. The results suggest that suppressing charge trapping in gate dielectrics is critical to implement high performance and reliable III-V MOSFETs for digital logic applications in post-silicon era.