High Speed 45nm Gate Length CMOSFETs Integrated into a 90nm Bulk Technology Incorporating Strain Engineering

A leading edge 90nm logic bulk foundry technology with 45nm gate length devices incorporating strain engineering is described in this paper. Gate length and dielectric scaling along with optimized strain engineering enable high performance devices, which are amongst the best reported to date. Short channel effect control down to 35nm is demonstrated. Both NMOS and PMOS performance are improved through careful optimization of stress effects from both trench isolation and contact etch stop nitride film. Furthermore, analysis of the channel mobility and current enhancement is used to gain understanding of the stress mechanisms and hence layout design practice should be optimized for performance.