Skip to main navigation Skip to search Skip to main content

Low-power system-on-chip acoustic localizer

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

We present the design of system-on-chip acoustic localizer chip that can be directly integrated with miniature MEMS microphone array. Continuous-time bandpass filtering and amplification at interface with microphone array enable low-power and small-form factor implementation. Time delays between acoustic signals observed over a planar geometry of four microphones are obtained by relating spatial and temporal differentials and estimated through mixed-signal least-square digital adaptation. Designed 3 mm × 3 mm chip in 0.5 μm CMOS technology operates with estimated 150 μW power dissipation at 16 kHz sampling rate.

Original languageEnglish
Title of host publication2010 IEEE International 53rd Midwest Symposium on Circuits and Systems, MWSCAS 2010
Pages1041-1044
Number of pages4
DOIs
StatePublished - 2010
Event53rd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2010 - Seattle, WA, United States
Duration: Aug 1 2010Aug 4 2010

Publication series

NameMidwest Symposium on Circuits and Systems

Conference

Conference53rd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2010
Country/TerritoryUnited States
CitySeattle, WA
Period08/1/1008/4/10

Fingerprint

Dive into the research topics of 'Low-power system-on-chip acoustic localizer'. Together they form a unique fingerprint.

Cite this