Abstract
The problem of optimizing the layout of nMOS and dynamic CMOS functional cells is addressed. A simple linear-time optimal algorithm is presented for minimizing the width of such cells. A solution to width minimization results in an ordering of the FETs in L. A simple linear-time algorithm is presented for height minimization when an optimal ordering is given. There are a number of FET orderings that minimize the width of the cell. It is shown that finding an optimal FET ordering with minimum height is NP-hard even for series-parallel networks.
| Original language | English |
|---|---|
| Pages (from-to) | 1701-1704 |
| Number of pages | 4 |
| Journal | Proceedings - IEEE International Symposium on Circuits and Systems |
| Volume | 3 |
| State | Published - 1990 |
| Event | 1990 IEEE International Symposium on Circuits and Systems Part 3 (of 4) - New Orleans, LA, USA Duration: May 1 1990 → May 3 1990 |
Fingerprint
Dive into the research topics of 'On optimizing nMOS and dynamic CMOS functional cells'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver