Skip to main navigation Skip to search Skip to main content

Prospects and challenges for chip-level optical interconnects

  • State University of New York (SUNY)

Research output: Contribution to specialist publicationArticle

Abstract

The use of chip-level optical interconnects (OI) in short-scale IC applications was investigated. For this purpose, a research was conducted in which a 3D free space OI platform, which allowed a new IC architecture to take full advantage of parallel architectures, was used. The 3D architecture consisted of arrays of vertical cavity surface-emitting lasers (VSCEL) and detectors connected through a reconfigurable optical medium. It provided the highest interconnect density because photons virtually do not interact with each other and can occupy the same point in space. The study show that OIs are beneficial due to wide bandwidth, reduced loss, and low crosstalk.

Original languageEnglish
Pages30-35
Number of pages6
Volume48
No6
Specialist publicationSolid State Technology
StatePublished - Jun 2005

Fingerprint

Dive into the research topics of 'Prospects and challenges for chip-level optical interconnects'. Together they form a unique fingerprint.

Cite this