Response-pipelined CAM chips-Building blocks for large associated arrays

K. Ghose

doi:10.1109/ASAP.1993.397131

Response-pipelined CAM chips-Building blocks for large associated arrays

K. Ghose

School of Computing

Binghamton University

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

The authors introduce the architecture of a new type of fully parallel content addressable memory chips that serve as building blocks for large associated arrays. These new chips can be easily cascaded to increase the logical word size or the number of words and yet allow the search rate to be maintained constant irrespective of the logical word size or word count. Prototype CMOS implementations of the architecture have been tested and evaluated and demonstrated significant speedups compared to other existing associative hardware.

Original language	English
Title of host publication	Proceedings of International Conference on Application Specific Array Processors, ASAP 1993
Editors	Luigi Dadda, Benjamin Wah
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	144-147
Number of pages	4
ISBN (Electronic)	0818634928
DOIs	https://doi.org/10.1109/ASAP.1993.397131
State	Published - 1993
Event	1993 International Conference on Application Specific Array Processors, ASAP 1993 - Venice, Italy Duration: Oct 25 1993 → Oct 27 1993

Publication series

Name	Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Conference

Conference	1993 International Conference on Application Specific Array Processors, ASAP 1993
Country/Territory	Italy
City	Venice
Period	10/25/93 → 10/27/93

Keywords

Array Processing
Associative Arrays
Associative Memory
Content-Addressable Memory

Access to Document

10.1109/ASAP.1993.397131

Cite this

Ghose, K. (1993). Response-pipelined CAM chips-Building blocks for large associated arrays. In L. Dadda, & B. Wah (Eds.), Proceedings of International Conference on Application Specific Array Processors, ASAP 1993 (pp. 144-147). Article 397131 (Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ASAP.1993.397131

Ghose, K. / Response-pipelined CAM chips-Building blocks for large associated arrays. Proceedings of International Conference on Application Specific Array Processors, ASAP 1993. editor / Luigi Dadda ; Benjamin Wah. Institute of Electrical and Electronics Engineers Inc., 1993. pp. 144-147 (Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors).

@inproceedings{15ad4b1940f94c0b8a6e0080b7f2d0a3,

title = "Response-pipelined CAM chips-Building blocks for large associated arrays",

abstract = "The authors introduce the architecture of a new type of fully parallel content addressable memory chips that serve as building blocks for large associated arrays. These new chips can be easily cascaded to increase the logical word size or the number of words and yet allow the search rate to be maintained constant irrespective of the logical word size or word count. Prototype CMOS implementations of the architecture have been tested and evaluated and demonstrated significant speedups compared to other existing associative hardware.",

keywords = "Array Processing, Associative Arrays, Associative Memory, Content-Addressable Memory",

author = "K. Ghose",

note = "Publisher Copyright: {\textcopyright} 1993 IEEE.; 1993 International Conference on Application Specific Array Processors, ASAP 1993 ; Conference date: 25-10-1993 Through 27-10-1993",

year = "1993",

doi = "10.1109/ASAP.1993.397131",

language = "English",

series = "Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "144--147",

editor = "Luigi Dadda and Benjamin Wah",

booktitle = "Proceedings of International Conference on Application Specific Array Processors, ASAP 1993",

}

Ghose, K 1993, Response-pipelined CAM chips-Building blocks for large associated arrays. in L Dadda & B Wah (eds), Proceedings of International Conference on Application Specific Array Processors, ASAP 1993., 397131, Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors, Institute of Electrical and Electronics Engineers Inc., pp. 144-147, 1993 International Conference on Application Specific Array Processors, ASAP 1993, Venice, Italy, 10/25/93. https://doi.org/10.1109/ASAP.1993.397131

Response-pipelined CAM chips-Building blocks for large associated arrays. / Ghose, K.
Proceedings of International Conference on Application Specific Array Processors, ASAP 1993. ed. / Luigi Dadda; Benjamin Wah. Institute of Electrical and Electronics Engineers Inc., 1993. p. 144-147 397131 (Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Response-pipelined CAM chips-Building blocks for large associated arrays

AU - Ghose, K.

PY - 1993

Y1 - 1993

N2 - The authors introduce the architecture of a new type of fully parallel content addressable memory chips that serve as building blocks for large associated arrays. These new chips can be easily cascaded to increase the logical word size or the number of words and yet allow the search rate to be maintained constant irrespective of the logical word size or word count. Prototype CMOS implementations of the architecture have been tested and evaluated and demonstrated significant speedups compared to other existing associative hardware.

AB - The authors introduce the architecture of a new type of fully parallel content addressable memory chips that serve as building blocks for large associated arrays. These new chips can be easily cascaded to increase the logical word size or the number of words and yet allow the search rate to be maintained constant irrespective of the logical word size or word count. Prototype CMOS implementations of the architecture have been tested and evaluated and demonstrated significant speedups compared to other existing associative hardware.

KW - Array Processing

KW - Associative Arrays

KW - Associative Memory

KW - Content-Addressable Memory

UR - https://www.scopus.com/pages/publications/85064713433

U2 - 10.1109/ASAP.1993.397131

DO - 10.1109/ASAP.1993.397131

M3 - Conference contribution

T3 - Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

SP - 144

EP - 147

BT - Proceedings of International Conference on Application Specific Array Processors, ASAP 1993

A2 - Dadda, Luigi

A2 - Wah, Benjamin

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 1993 International Conference on Application Specific Array Processors, ASAP 1993

Y2 - 25 October 1993 through 27 October 1993

ER -

Ghose K. Response-pipelined CAM chips-Building blocks for large associated arrays. In Dadda L, Wah B, editors, Proceedings of International Conference on Application Specific Array Processors, ASAP 1993. Institute of Electrical and Electronics Engineers Inc. 1993. p. 144-147. 397131. (Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors). doi: 10.1109/ASAP.1993.397131

Response-pipelined CAM chips-Building blocks for large associated arrays

Abstract

Publication series

Conference

Keywords

Access to Document

Other files and links

Fingerprint

Cite this