Skip to main navigation Skip to search Skip to main content

U-PAS: A user-friendly ADC simulator for courses on analog design

  • University of California at Los Angeles

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

6 Scopus citations

Abstract

A simulator with a graphical user interface has been developed for the analysis and design of pipelined analog-to-digital converters. The user can enter parameters such as resolution per stage, number of pipelined stages, input and clock frequencies, input amplitude, op amp nonlinearity, capacitor mismatch, and comparator offset. The simulator then computes various static and dynamic properties of the system such as residue plots, differential and integral nonlinearity profiles, output spectrum, and input-referred noise. Available as an executable code, the simulator can run on various platforms.

Original languageEnglish
Title of host publication2009 IEEE International Conference on Microelectronic Systems Education, MSE 2009
Pages77-80
Number of pages4
DOIs
StatePublished - 2009
Event2009 IEEE International Conference on Microelectronic Systems Education, MSE 2009 - San Francisco, CA, United States
Duration: Jul 25 2009Jul 27 2009

Publication series

Name2009 IEEE International Conference on Microelectronic Systems Education, MSE 2009

Conference

Conference2009 IEEE International Conference on Microelectronic Systems Education, MSE 2009
Country/TerritoryUnited States
CitySan Francisco, CA
Period07/25/0907/27/09

Fingerprint

Dive into the research topics of 'U-PAS: A user-friendly ADC simulator for courses on analog design'. Together they form a unique fingerprint.

Cite this